ABSTRACT: DIRAC is a 64 channel mixed-signal readout integrated circuit designed for MicroPattern Gaseous Detectors (MICROMEGAS, Gas Electron Multiplier) or Resistive Plate Chambers. These detectors are foreseen as the active part of a hadronic calorimeter for a high energy physics experiment at the International Linear Collider. Physics requirements lead to a highly granular hadronic calorimeter with up to thirty million channels, and probably only one or two bits channel readout (so-called digital calorimeter). The DIRAC ASIC has been especially designed for these constraints. Each channel of the DIRAC chip is made of a 4 gains charge preamplifier, a DC-servo loop, 3 switched comparators and a digital memory, thus providing additional energy information for a hit. A bulk MICROMEGAS detector with embedded DIRAC ASIC has been build. The tests of this assembly, both in laboratory with X-Rays and in a beam at CERN are presented, demonstrating the feasibility of a bulk MICROMEGAS detector with embedded electronics. The second version of the ASIC, with improved noise and additional functionalities, has just been received and preliminary results are reported in details.
Description
In this ASIC, each of the 64 channels is made of a switched charge preamplifier, a switched baseline restorer and three comparators. The threshold of each comparator is set by an 8-bit DAC. The 2-bit result of the comparison is stored into a eight event depth memory. Moreover, each event is stamped with a 12-bit time identifier. A detailed schematic of the architecture of the second version of this chip is given figure 1. Configuration and readout are serial digital signals. Thus, several ASICs may be chained (figure 2) to equip a large area detector.
Performance
The ASIC characterisation has been described in details in [4] . The most important results, for version 1, are summarized here:
• A dynamic range of 200 fC for MPGD (10 pC for RPC);
• Three 8-bit DAC with 1 V dynamic range, thus giving threshold convertion factor of 0.780 fC per DAC code for MPGD (39 fC per DAC code for RPC);
• Linearity better than ±1 DAC code over full scale;
• Threshold dispertion for each channel is better than ±1.5 DAC code;
• The power consumption is about 1 mW per channel with continuous power supply, and 10 µW in ILC pulsed mode (anode capacitance: 60 pF). The improvements of the second version of this chip are: reduction of minimum threshold, possibility to mask noisy channel, 3 dynamic ranges for MPGD, comparators with lower offset, analog output (for detector characterisation), pinout simplification and layout optimizations.
Preliminary results of the version 2 are given here: figure 3(a) shows the S-Curve of the whole acquisition chain vs. different input charges (from 20 to 160 fC) and figure 3(b) the corresponding linearity of S-Curve inflexion point (50% efficiency) vs. input charge. Gain and pedestal of each comparator can be extracted from the linearity curve for each channel, thus providing complete characterisation. A semi-automated test bench is currently under development to fully test the chips before and after being soldered on the readout PCB. This methodology also allows localize problem which could occur to the chips during the mesh lamination process.
MICROMEGAS chamber with embedded front end electronics

Chamber design
A MICROMEGAS detector consists of a gas volume separated in a drift and an amplification region by a thin mesh. The bulk technology has been chosen, that is more appropriate for industrial production. The drift region is defined by a 3 mm thick resin frame manufactured by stereolithography. This frame also provide gas inlet and outlet. The drift electrode (cathode) is made of a 5 µm thick copper foil and a 75 µm Kapton insulator, glued together on a 2 mm thick steel plate, which is the MICROMEGAS chamber lid. 1 The amplification electrode consists of a woven mesh of stainless steel wires (18 µm diameter, 56 µm pitch) maintained at precisely 128 µm of the anodes by insulating pillars patterned by photolithography (400 µm diameter). This technology has been chosen for its performances (near 100% efficiency for MIP), its robustness [5, 6] and its ease of industrialisation in a PCB workshop (big amount of detectors and large areas are expected in the future).
Assembly of the chamber with one DIRAC ASIC
First, a 6 layers PCB is made, with 64 readout anodes (1 × 1 cm 2 each) on one side, and one DIRAC ASIC, the connectors and the spark protections on the other side ( figure 4(a) ). An epoxy mask is machined (4(b)): once glued on the detector PCB (4(c)), the assembly is flat and can now be laminated with the mesh and the photosensitive layers, which, by photolithography, will produce the pillars (4(d) ). This assembly is called an Active Sensor Unit (ASU). Then, the drift frame (4(e)) is glued on the PCB and the drift electrode (4(f)) is glued on the frame. The final steps consist in adding the gas pipes and the high voltage connectors. Note that 3 holes in the cover would allow to calibrate this detector with an 55 Fe source. Current design has a total thickness of 12.6 mm, composed of a 6 mm mask, a 1.6 mm PCB, a 3 mm drift frame and a 2 mm steel cover. The thickness can be reduced with a thinner ASIC package (3 mm mask) and a thinner PCB (800 µm), leading to a total thickness of active medium of 6.8 mm, which would comply with the gap size between absorbers of an ILC DHCAL. 
Chamber performance
The gas mixture is an Ar/iC 4 H 10 premix (95/5). Further measurements in Ar/CO 2 with differents gas ratios are in progress to study the possibility of replacing flammable iC 4 H 10 by CO 2 .
X-Ray tests
The mesh amplification properties are verified using an 55 Fe source. The mesh is read by an ORTEC 142C charge preamplifier and its amplifier/shaper, and digitized by a CAEN V550 VME ADC. The measured 55 Fe spectrum is shown in figure 5 (a). The pedestal is at 5 ADC counts, the photopeak at about 770 (σ = 63). This gives an energy resolution σ E /E of 8.5% at 5.9 keV. The value of the ADC count was determined at 0.455 ± 0.005 fC [7] . The same setup was used to measure the gain of the chamber and to verify its exponential behavior as a function of the mesh voltage. The photopeak position of the 55 Fe source is drawn as a function of the mesh voltage ( figure 5(b) ). spark per hour, for the whole chamber. Thresholds have been set to 24, 40 and 80 DAC code (respectively to 19, 32 and 64 fC). Figure 6 shows the beam profile in hit counts as measured for different position of the chamber with respect to the beam. The movement of the table across the y axis and the x misalignment of the chamber is clearly seen. The measured hit multiplicity (mean number of pad hit for each trigger) is 1.10. This is in very good agreement with previous measurements performed with analog readout prototypes of same chamber geometry [8] .
Beam tests
Large area detectors
One of the aims of the LC-Detector group at LAPP is to build a calorimeter of one cubic meter, made of 40 layers of 1 m 2 each. A 1 m 2 layer is made of an absorber (iron plate, 2 cm thick) and a MICROMEGAS chamber. To build a square meter detector, six 32 × 48 cm 2 ASU are made separately. ASUs would be placed next to each other in a single gas volume and glued on a common bottom steel plate. In between two neighboring ASUs, insulating supporting elements will be inserted, resulting in a few millimeter wide corridor where the detector will be locally insensitive to incoming radiation. As in the case of the DIRAC chamber (see paragraph 2.2), a drift frame and a top steel plate define the drift region and provide the gas connections. The 3 mm height drift volume is kept at a constant distance in the middle of the chamber thanks to the insulating supporting elements. The proposed 1 m 2 prototype design is shown in figure 7 . A mechanical prototype (without mesh nor electronics) has already been realised and first test of its gas tightness are being carried out. A complete prototype is under construction and should be available for test at the CERN/PS in September 2009.
Conclusion and perspectives
The construction of a bulk MICROMEGAS chamber with embedded ASIC has been demonstrated by producing and testing a first prototype equipped with a DIRAC v1 chip. The second version of DIRAC ASIC is currently under characterization. Further measurements of detection efficiency and hit multiplicity are foressen to assess in more details the performance of DIRAC based MI-CROMEGAS chambers. For that purpose, four chambers of small size (8 × 8 cm 2 ) are well suited and are currently under development. These measurements will be performed with beam at CERN. 
